Blame src/libpfm4/lib/events/sparc_niagara1_events.h

Packit 577717
static const sparc_entry_t niagara1_pe[] = {
Packit 577717
	/* PIC1 Niagara-1 events */
Packit 577717
	{	.name = "Instr_cnt",
Packit 577717
		.desc = "Number of instructions completed",
Packit 577717
		.ctrl = PME_CTRL_S1,
Packit 577717
		.code = 0x0,
Packit 577717
	},
Packit 577717
Packit 577717
	/* PIC0 Niagara-1 events */
Packit 577717
	{	.name = "SB_full",
Packit 577717
		.desc = "Store-buffer full",
Packit 577717
		.ctrl = PME_CTRL_S0,
Packit 577717
		.code = 0x0,
Packit 577717
	},
Packit 577717
	{	.name = "FP_instr_cnt",
Packit 577717
		.desc = "FPU instructions",
Packit 577717
		.ctrl = PME_CTRL_S0,
Packit 577717
		.code = 0x1,
Packit 577717
	},
Packit 577717
	{	.name = "IC_miss",
Packit 577717
		.desc = "I-cache miss",
Packit 577717
		.ctrl = PME_CTRL_S0,
Packit 577717
		.code = 0x2,
Packit 577717
	},
Packit 577717
	{	.name = "DC_miss",
Packit 577717
		.desc = "D-cache miss",
Packit 577717
		.ctrl = PME_CTRL_S0,
Packit 577717
		.code = 0x3,
Packit 577717
	},
Packit 577717
	{	.name = "ITLB_miss",
Packit 577717
		.desc = "I-TLB miss",
Packit 577717
		.ctrl = PME_CTRL_S0,
Packit 577717
		.code = 0x4,
Packit 577717
	},
Packit 577717
	{	.name = "DTLB_miss",
Packit 577717
		.desc = "D-TLB miss",
Packit 577717
		.ctrl = PME_CTRL_S0,
Packit 577717
		.code = 0x5,
Packit 577717
	},
Packit 577717
	{	.name = "L2_imiss",
Packit 577717
		.desc = "E-cache instruction fetch miss",
Packit 577717
		.ctrl = PME_CTRL_S0,
Packit 577717
		.code = 0x6,
Packit 577717
	},
Packit 577717
	{	.name = "L2_dmiss_ld",
Packit 577717
		.desc = "E-cache data load miss",
Packit 577717
		.ctrl = PME_CTRL_S0,
Packit 577717
		.code = 0x7,
Packit 577717
	},
Packit 577717
Packit 577717
};
Packit 577717
#define PME_SPARC_NIAGARA1_EVENT_COUNT	   (sizeof(niagara1_pe)/sizeof(sparc_entry_t))