// Copyright(c) 2018, Intel Corporation

//

// Redistribution  and  use  in source  and  binary  forms,  with  or  without

// modification, are permitted provided that the following conditions are met:

//

// * Redistributions of  source code  must retain the  above copyright notice,

//   this list of conditions and the following disclaimer.

// * Redistributions in binary form must reproduce the above copyright notice,

//   this list of conditions and the following disclaimer in the documentation

//   and/or other materials provided with the distribution.

// * Neither the name  of Intel Corporation  nor the names of its contributors

//   may be used to  endorse or promote  products derived  from this  software

//   without specific prior written permission.

//

// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"

// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING,  BUT NOT LIMITED TO,  THE

// IMPLIED WARRANTIES OF  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE

// ARE DISCLAIMED.  IN NO EVENT  SHALL THE COPYRIGHT OWNER  OR CONTRIBUTORS BE

// LIABLE  FOR  ANY  DIRECT,  INDIRECT,  INCIDENTAL,  SPECIAL,  EXEMPLARY,  OR

// CONSEQUENTIAL  DAMAGES  (INCLUDING,  BUT  NOT LIMITED  TO,  PROCUREMENT  OF

// SUBSTITUTE GOODS OR SERVICES;  LOSS OF USE,  DATA, OR PROFITS;  OR BUSINESS

// INTERRUPTION)  HOWEVER CAUSED  AND ON ANY THEORY  OF LIABILITY,  WHETHER IN

// CONTRACT,  STRICT LIABILITY,  OR TORT  (INCLUDING NEGLIGENCE  OR OTHERWISE)

// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,  EVEN IF ADVISED OF THE

// POSSIBILITY OF SUCH DAMAGE.

extern "C" {

#include <json-c/json.h>

#include <uuid/uuid.h>

#include "opae_int.h"

}

#include <opae/fpga.h>

#include <array>

#include <cstdlib>

#include <cstdarg>

#include <map>

#include <memory>

#include <string>

#include <vector>

#include <unistd.h>

#include "mock/mock_opae.h"

using namespace opae::testing;

class buffer_c_p : public mock_opae_p<2> {

 protected:

  buffer_c_p() {}

  virtual void test_setup() override {

    ASSERT_EQ(fpgaInitialize(NULL), FPGA_OK);

    ASSERT_EQ(fpgaGetProperties(nullptr, &filter_), FPGA_OK);

    ASSERT_EQ(fpgaPropertiesSetObjectType(filter_, FPGA_ACCELERATOR), FPGA_OK);

    auto device_id = platform_.devices[0].device_id;

    if (platform_.devices[0].num_vfs) {

      device_id++;

    }

    ASSERT_EQ(fpgaPropertiesSetDeviceID(filter_, device_id), FPGA_OK);

    num_matches_ = 0;

    ASSERT_EQ(fpgaEnumerate(&filter_, 1, tokens_.data(), tokens_.size(),

                            &num_matches_), FPGA_OK);

    accel_ = nullptr;

    ASSERT_EQ(fpgaOpen(tokens_[0], &accel_, 0), FPGA_OK);

    pg_size_ = (size_t) sysconf(_SC_PAGE_SIZE);

  }

  virtual void test_teardown() override {

    EXPECT_EQ(fpgaDestroyProperties(&filter_), FPGA_OK);

    if (accel_) {

        EXPECT_EQ(fpgaClose(accel_), FPGA_OK);

        accel_ = nullptr;

    }

    fpgaFinalize();

  }

  fpga_properties filter_;

  fpga_handle accel_;

  size_t pg_size_;

  uint32_t num_matches_;

};

/**

 * @test       prep_rel

 * @brief      Test: fpgaPrepareBuffer, fpgaReleaseBuffer

 * @details    When fpgaPrepareBuffer retrieves a valid buffer pointer and wsid,

 *             then a subsequent call to fpgaReleaseBuffer with the wsid,

 *             also returns FPGA_OK.

 */

TEST_P(buffer_c_p, prep_rel) {

  void *buf_addr = nullptr;

  uint64_t wsid = 0;

  ASSERT_EQ(fpgaPrepareBuffer(accel_, (uint64_t) pg_size_,

                              &buf_addr, &wsid, 0), FPGA_OK);

  EXPECT_NE(buf_addr, nullptr);

  EXPECT_NE(wsid, 0);

  EXPECT_EQ(fpgaReleaseBuffer(accel_, wsid), FPGA_OK);

}

/**

 * @test       ioaddr

 * @brief      Test: fpgaGetIOAddress

 * @details    When called with a valid wsid,

 *             fpgaGetIOAddress retrieves the IO address for the wsid

 *             and returns FPGA_OK.

 */

TEST_P(buffer_c_p, ioaddr) {

  void *buf_addr = nullptr;

  uint64_t wsid = 0;

  uint64_t io = 0xdecafbadbeefdead;

  ASSERT_EQ(fpgaPrepareBuffer(accel_, (uint64_t) pg_size_,

                              &buf_addr, &wsid, 0), FPGA_OK);

  EXPECT_EQ(fpgaGetIOAddress(accel_, wsid, &io), FPGA_OK);

  EXPECT_NE(io, 0xdecafbadbeefdead);

  EXPECT_EQ(fpgaReleaseBuffer(accel_, wsid), FPGA_OK);

}

INSTANTIATE_TEST_CASE_P(buffer_c, buffer_c_p, ::testing::ValuesIn(test_platform::platforms({})));